## www.dalsemi.com

## FEATURES

- Flexibly organized as 128 k x $32,256 \mathrm{k} \times 16$, or $512 \mathrm{k} x 8$ bits
- Data retention >10 years in the absence of $\mathrm{V}_{\mathrm{CC}}$
- Nonvolatile circuitry transparent to and independent from host system
- Automatic write protection circuitry safeguards against data loss
- Separate chip enables allow access by byte, word, or long word
- Fast access times: $70 \mathrm{~ns}, 100 \mathrm{~ns}$, or 120 ns
- Unlimited write cycles
- Read cycle time equals write cycle time
- Employs popular JEDEC standard 72-position SIMM connection scheme
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time


## PIN ASSIGNMENT



72-Pin SIP STIK

## DESCRIPTION

The DS2227 Flexible NV SRAM Stik is a self-contained 4,194,304-bit nonvolatile static RAM which can be flexibly organized as $128 \mathrm{k} \times 32$ bits, $256 \mathrm{k} \times 16$ bits, or $512 \mathrm{k} \times 8$ bits. The nonvolatile memory contains all necessary control circuitry and lithium energy sources to maintain data integrity in the absence of power for more than 10 years. The DS2227 employs the popular JEDEC standard 72-position SIMM connection scheme requiring no additional circuitry.

## OPERATION

The DS2227 Flexible NV SRAM Stik is used like any standard static RAM. All nonvolatile circuitry is transparent to the user. The flexibility of the part is achieved by providing separate read, write, and chip
select pins for each of the four banks of onboard memories (see Figure 1). For operation as a $512 \mathrm{k} x 8 \mathrm{NV}$ SRAM Stik, tie all data lines from each bank together (i.e., all D0s together, all D1s together, etc.). Read enables and write enables are also tied together. For operation as a $256 \mathrm{k} \times 16$ NV SRAM Stik, tie the data lines from two banks together. Chip enables, read enables, and write enables from these banks are also tied together. Connection to the DS2227 is made by using an industry-standard, 72-position SIMM socket DS9072-72V (AMP part number 821824-8). These SIMM sockets are also available in perpendicular, inclined, or parallel mount, depending on the height available. See the DS907x SipStik ${ }^{\mathrm{TM}}$ connectors available from Dallas Semiconductor.

## READ MODE

The DS2227 executes a read cycle whenever $\overline{\mathrm{WE}}$ (Write Enable) is inactive (high) and $\overline{\mathrm{CE}}$ (Chip Enable) and $\overline{\mathrm{OE}}$ (Output Enable) are active (low). The unique address specified by the 17 address inputs ( $\mathrm{A}_{0}-\mathrm{A}_{16}$ ) defines which byte of data is to be accessed. Valid data will be available to the eight data I/O pins within $\mathrm{t}_{\mathrm{ACC}}$ (access time) after the last address input signal is stable, providing that $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ access times are also satisfied. If $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ ) and the limiting parameter is either $\mathrm{t}_{\mathrm{CO}}$ for $\overline{\mathrm{CE}}$ or $\mathrm{t}_{\mathrm{OE}}$ for $\overline{\mathrm{OE}}$ rather than address access.

## WRITE MODE

The DS2227 is in the write mode whenever both $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}$ signals are in the active (low) state after address inputs are stable. The latter occurring falling edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\mathrm{WE}}$ must return to the high state for a minimum recovery time ( $\mathrm{t}_{\mathrm{WR}}$ ) before another cycle can be initiated. The $\overline{\mathrm{OE}}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ active) then $\overline{\mathrm{WE}}$ will disable the outputs to $\mathrm{t}_{\mathrm{ODW}}$ from its falling edge.

## DATA RETENTION MODE

The DS2227 provides fully functional capability for $\mathrm{V}_{\mathrm{CC}}$ greater than 4.5 volts and guarantees write protection for $\mathrm{V}_{\mathrm{CC}}$ less than 4.25 volts. Data is maintained in the absence of $\mathrm{V}_{\mathrm{CC}}$ without any additional support circuitry. The DS2227 constantly monitors $\mathrm{V}_{\mathrm{CC}}$. Should the supply voltage decay, the NV SRAM automatically write-protects itself, all inputs become "don't care" and all outputs become high impedance. As $\mathrm{V}_{\mathrm{CC}}$ falls below approximately 3.0 volts, a power switching circuit connects a lithium energy source to RAM to retain data. During power-up, when $V_{C C}$ rises above approximately 3.0 volts, the power switching circuit connects the external $\mathrm{V}_{\mathrm{CC}}$ to RAM and disconnects the lithium energy source. Normal RAM operation can resume after $\mathrm{V}_{\mathrm{CC}}$ exceeds 4.5 volts.

The DS2227 checks lithium status to warn of potential data loss. Each time that $\mathrm{V}_{\mathrm{CC}}$ power is restored to the DS2227, the battery voltage is checked with a precision comparator. If the battery supply is less than 2.0 volts, the second memory access to the device is inhibited. Battery status can, therefore, be determined by a three-step process. First, a read cycle is performed to any location in memory, in order to save the contents of that location. A subsequent write cycle can then be executed to the same memory location, altering data. If the next read cycle fails to verify the written data, then the battery voltage is less than 2.0 V and data is in danger of being corrupted.

The DS2227 also provides battery redundancy. In many applications data integrity is paramount. The DS2227 provides two batteries for each SRAM and an internal isolation switch to select between them. During battery backup, the battery with the highest voltage is selected for use. If one battery fails, the other automatically takes over. The switch between batteries is transparent to the user.

PIN DESCRIPTION Table 1

| PIN | SIGNAL NAME | PIN | SIGNAL NAME |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{CC}}$ | 38 | 4-D0 |
| 2 | 1-D0 | 39 | 4-D1 |
| 3 | 1-D1 | 40 | 4-D2 |
| 4 | 1-D2 | 41 | 4-D3 |
| 5 | 1-D3 | 42 | 4-D4 |
| 6 | 1-D4 | 43 | 4-D5 |
| 7 | 1-D5 | 44 | 4-D6 |
| 8 | 1-D6 | 45 | 4-D7 |
| 9 | 1-D7 | 46 | NC |
| 10 | NC | 47 | 4- $\overline{\mathrm{CE}}$ |
| 11 | $1-\overline{\mathrm{CE}}$ | 48 | 4- $\overline{\mathrm{OE}}$ |
| 12 | $1-\overline{\mathrm{OE}}$ | 49 | 4- $\overline{\mathrm{WE}}$ |
| 13 | $1-\overline{\mathrm{WE}}$ | 50 | GND |
| 14 | 2-D0 | 51 | $\mathrm{V}_{\mathrm{CC}}$ |
| 15 | 2-D1 | 52 | A0 |
| 16 | 2-D2 | 53 | A1 |
| 17 | 2-D3 | 54 | A2 |
| 18 | 2-D4 | 55 | A3 |
| 19 | 2-D5 | 56 | A4 |
| 20 | 2-D6 | 57 | A5 |
| 21 | 2-D7 | 58 | A6 |
| 22 | NC | 59 | A7 |
| 23 | 2- $\overline{\mathrm{CE}}$ | 60 | A8 |
| 24 | $2-\overline{\mathrm{OE}}$ | 61 | A9 |
| 25 | 2- $\overline{\mathrm{WE}}$ | 62 | A10 |
| 26 | 3-D0 | 63 | A11 |
| 27 | 3-D1 | 64 | A12 |
| 28 | 3-D2 | 65 | A13 |
| 29 | 3-D3 | 66 | A14 |
| 30 | 3-D4 | 67 | A15 |
| 31 | 3-D5 | 68 | A16 |
| 32 | 3-D6 | 69 | NC |
| 33 | 3-D7 | 70 | NC |
| 34 | NC | 71 | NC |
| 35 | 3- $\overline{\mathrm{CE}}$ | 72 | GND |
| 36 | 3- $\overline{\mathrm{OE}}$ |  |  |
| 37 | $3-\overline{\mathrm{WE}}$ |  |  |

NOTE: Leave all pins marked as NC unconnected.


Voltage on Any Pin Relative to Ground Operating Temperature
Storage Temperature
-0.3 V to +7.0 V
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-40^{\circ}$ to $+85^{\circ} \mathrm{C}$

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


## RECOMMENDED DC OPERATING CONDITIONS

$\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | 0 |  | +0.8 | V |  |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$; $\left.\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | $\mathrm{I}_{\mathrm{IL}}$ | -1.0 |  | +1.0 | $\mu \mathrm{~A}$ |  |
| I/O Leakage Current | $\mathrm{I}_{\mathrm{LO}}$ | -5.0 |  | +5.0 | $\mu \mathrm{~A}$ |  |
| Output Current @ 2.4V | $\mathrm{I}_{\mathrm{OH}}$ | -1.0 |  |  | mA |  |
| Output Current @ 0.4V | $\mathrm{I}_{\mathrm{OL}}$ | 2.0 | 3.0 |  | mA |  |
| Operating Current | $\mathrm{I}_{\mathrm{CC}}$ |  | 60 | 280 | mA |  |
| Write Protection Voltage | $\mathrm{V}_{\mathrm{TP}}$ | 4.25 | 4.37 | 4.5 | V |  |

CAPACITANCE
$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | 20 | 40 | pF |  |
| Output Capacitance | $\mathrm{C}_{\text {OUT }}$ |  | 5 | 10 | pF |  |

AC ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | DS2227-70 |  | DS2227-100 |  | DS2227-120 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| Read Cycle Time | $\mathrm{t}_{\text {RC }}$ | 70 |  | 100 |  | 120 |  | ns | 10 |
| Access Time | $\mathrm{t}_{\mathrm{ACC}}$ |  | 70 |  | 100 |  | 120 | ns | 10 |
| $\overline{\mathrm{OE}}$ to Output Valid | $t_{\text {OE }}$ |  | 35 |  | 50 |  | 60 | ns | 10 |
| $\overline{\mathrm{CE}}$ to Output Valid | $\mathrm{t}_{\mathrm{CO}}$ |  | 70 |  | 100 |  | 120 | ns | 10 |
| $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ to Output Active | $\mathrm{t}_{\text {Coe }}$ | 5 |  | 5 |  | 5 |  | ns | 10 |
| Output High Z from Deselection | $t_{\text {OD }}$ |  | 25 |  | 35 |  | 40 | ns | 10 |
| Output Hold from Address Change | $\mathrm{t}_{\mathrm{OH}}$ | 5 |  | 5 |  | 5 |  | ns | 10 |
| Write Cycle Time | $\mathrm{t}_{\mathrm{wc}}$ | 70 |  | 100 |  | 120 |  | ns | 10 |
| Write Pulse Width | $\mathrm{t}_{\mathrm{WP}}$ | 55 |  | 75 |  | 90 |  | ns | 3,10 |
| Address Setup Time | $\mathrm{t}_{\text {AW }}$ | 0 |  | 0 |  | 0 |  | ns | 10 |
| Write Recovery Time | $t_{\text {WR }}$ | 20 |  | 20 |  | 20 |  | ns | 10 |
| Output High Z from WE | todw |  | 25 |  | 35 |  | 40 | ns | 10 |
| Output Active from $\overline{\mathrm{WE}}$ | toew | 5 |  | 5 |  | 5 |  | ns | 8,10 |
| Data Setup Time | $\mathrm{t}_{\text {DS }}$ | 30 |  | 40 |  | 50 |  | ns | 4,10 |
| Data Hold Time from $\overline{\mathrm{WE}}$ | $\mathrm{t}_{\mathrm{DH}}$ | 20 |  | 20 |  | 20 |  | ns | 4,5,10 |

## READ CYCLE

SEE NOTE 1

## WRITE CYCLE 1

SEE NOTES 2, 3, 4, 5, 6, 7 AND 8

## WRITE CYCLE 2



SEE NOTES 2, 3, 4, 5, 6, 7 AND 8


## POWER-DOWN/POWER-UP TIMING

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IH}}$ Before <br> Power-down | $\mathrm{t}_{\mathrm{PD}}$ | 0 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{V}_{\mathrm{CC}}$ Slew from 4.5 V to 4.25 V <br> $\left(\overline{\mathrm{CE}}\right.$ at $\left.\mathrm{V}_{\mathrm{IH}}\right)$ | $\mathrm{t}_{\mathrm{F}}$ | 300 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{V}_{\mathrm{CC}}$ Slew from 0V to 4.5 V <br> $\left(\overline{\mathrm{CE}}\right.$ at $\left.\mathrm{V}_{\mathrm{IH}}\right)$ | $\mathrm{t}_{\mathrm{R}}$ | 0 |  |  | $\mu \mathrm{~s}$ |  |
| $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IH}}$ after Power-up | $\mathrm{t}_{\mathrm{REC}}$ | 2 | 80 | 125 | ms |  |

$\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Expected Data Retention | $\mathrm{t}_{\mathrm{DR}}$ | 10 |  |  | years |  |

## NOTES:

1. $\overline{\mathrm{WE}}$ is high for a read cycle.
2. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$. If $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ during write cycle, the output buffers remain in a high impedance state.
3. $\mathrm{t}_{\mathrm{WP}}$ is specified as the logical AND of $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$.
4. $\quad t_{\mathrm{DH}}, \mathrm{t}_{\mathrm{DS}}$ are measured from the earlier of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ going high.
5. $\quad t_{D H}$ is measured from $\overline{\mathrm{WE}}$ going high. If $\overline{\mathrm{CE}}$ is used to terminate the write cycle then $\mathrm{t}_{\mathrm{DH}}=20 \mathrm{~ns}$.
6. If the $\overline{\mathrm{CE}}$ low transition occurs simultaneously with or later than the $\overline{\mathrm{WE}}$ low transition, the output buffers remain in a high impedance state in this period.
7. If the $\overline{\mathrm{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\mathrm{WE}}$ high transition, the output buffers remain in a high impedance state in this period.
8. If the $\overline{\mathrm{WE}}$ is low or the $\overline{\mathrm{WE}}$ low transition occurs prior to or simultaneously with the $\overline{\mathrm{CE}}$ low transition, the output buffers remain in a high impedance state in this period.
9. Each DS2227 is marked with a 4-digit date code AABB. AA designates the year of manufacture. BB designates the week of manufacture. The minimum expected $\mathrm{t}_{\mathrm{DR}}$ is defined as starting at the date of manufacture.
10. Timings are valid only when $\overline{\mathrm{CE}}$ is tied low.

## DC TEST CONDITIONS

Outputs Open
Cycle $=200 \mathrm{~ns}$
All Voltages are Referenced to Ground

## AC TEST CONDITIONS

Output Load: $100 \mathrm{pF}+1$ TTL gate
Input Pulse Levels: 0-3.0 V
Timing Measurements Reference Levels:
Input - 1.5 V
Output - 1.5 V
Input Pulse Rise and Fall Times: 5 ns

## ORDERING INFORMATION




| DIM | 72-PIN |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| $\mathbf{A}$ | 4.245 | 4.255 |
| $\mathbf{B}$ | 3.979 | 3.989 |
| $\mathbf{C}$ | 0.845 | 0.855 |
| $\mathbf{D}$ | 0.395 | 0.405 |
| $\mathbf{E}$ | 0.245 | 0.255 |
| $\mathbf{F}$ | 0.050 | BASIC |
| $\mathbf{G}$ | 0.075 | 0.085 |
| $\mathbf{H}$ | 0.245 | 0.255 |
| $\mathbf{I}$ | 1.750 | BASIC |
| $\mathbf{J}$ | 0.120 | 0.130 |
| $\mathbf{K}$ | 2.120 | 2.130 |
| $\mathbf{L}$ | 2.245 | 2.255 |
| $\mathbf{M}$ | 0.057 | 0.067 |
| $\mathbf{N}$ | - | 0.140 |
| $\mathbf{O}$ | - | 0.140 |
| $\mathbf{P}$ | - | 0.054 |

NOTE: DIMENSIONS ARE SHOWN IN INCHES.

