The MAX3740A evaluation kit (EV kit) is an assembled demonstration board that provides complete optical and electrical evaluation of the MAX3740A VCSEL driver.

The output of the evaluation kit can be interfaced to an SMA connector, which can be connected to a $50 \Omega$ terminated oscilloscope. With slight modifications, the evaluation kit can also be used to evaluate the MAX3740A operation with a common-cathode VCSEL.

Component List

| DESIGNATION | QTY | DESCRIPTION |
| :---: | :---: | :---: |
| C1, C2, C5, C9, C13, C15, C16, C17 | 8 | $0.1 \mu \mathrm{~F} \pm 10 \%$ ceramic capacitors (0402) |
| C3 | 1 | $0.047 \mu \mathrm{~F} \pm 10 \%$ ceramic capacitor (0402) |
| $\begin{gathered} \text { C4, C6, C7, C8, } \\ \text { C11, C12 } \end{gathered}$ | 6 | $0.01 \mu \mathrm{~F} \pm 10 \%$ ceramic capacitors (0402) |
| C10 | 1 | Open |
| C14 | 1 | $10 \mu \mathrm{~F} \pm 10 \%$ ceramic capacitor (0805) |
| C18 | 1 | $10 \mu \mathrm{~F} \pm 10 \%$ tantalum capacitor (B Case) |
| D1 | 1 | VCSEL laser and photodiode* |
| D2 | 1 | LED, red T1 package |
| L1, L2, L3 | 3 | 600 ${ }^{\text {ferrite beads (0603) }}$ |
| L4 | 1 | $1 \mu \mathrm{H}$ inductor (1008CS) |
| R1, R2 | 2 | $10 \mathrm{k} \Omega$ potentiometers |
| R3 | 1 | $350 \Omega \pm 1 \%$ resistor (0402) |
| R4 | 1 | $2.49 \mathrm{k} \Omega \pm 1 \%$ resistor (0402) |
| R5, R12 | 2 | $499 \Omega \pm 1 \%$ resistors (0402) |
| R6, R13 | 2 | $10 \mathrm{k} \Omega \pm 5 \%$ resistors (0402) |
| R7 | 1 | $0 \Omega \pm 1 \%$ resistor (0402)* |
| R8 | 1 | $4.7 \mathrm{k} \Omega \pm 1 \%$ resistor (0402) |
| R9, R11 | 2 | $49.9 \Omega \pm 1 \%$ resistors (0402) |
| $\begin{aligned} & \text { R10, R26, R27, } \\ & \text { R34, R35, R36 } \end{aligned}$ | 6 | Open |
| R14 | 1 | $20 \mathrm{k} \Omega$ potentiometer |
| R15 | 1 | $50 \mathrm{k} \Omega$ potentiometer |

- Fully Assembled and Tested
- Single +3.3V Power Supply Operation
- Allows Optical and Electrical Evaluation

Ordering Information

| PART | TEMP. RANGE | IC PACKAGE |
| :---: | :---: | :---: |
| MAX3740AEVKIT | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 QFN |

Component List (cont.)

| DESIGNATION | QTY | DESCRIPTION |
| :---: | :---: | :--- |
| R16 | 1 | $500 \mathrm{k} \Omega$ potentiometer |
| Q1, Q2 | 2 | NPN transistors (SOT23) |
| Q3 | 1 | MOSFET (SOT23) |
| JU1-JU8, JU10 | 9 | 2-pin headers, 0.1in centers |
| J1-J7 | 7 | SMA connectors, round contacts |
| TP1-TP11, TP20, <br> TP21 | 13 | Test points |
| U1 | 1 | MAX3740AETG (24QFN) |
| U2 | 1 | MAX495ESA (8 SO) |
| None | 9 | Shunts |
| None | 1 | MAX3740A EV board |
| None | 1 | MAX3740A data sheet |

* These components are not supplied but can be populated for VCSEL testing.


## Component Suppliers

| SUPPLIER | PHONE | FAX |
| :---: | :---: | :---: |
| AVX | $843-444-2863$ | $843-626-3123$ |
| Coilcraft | $847-639-6400$ | $847-639-1469$ |
| Digi-Key | $218-681-6674$ | $218-681-3380$ |
| EF Johnson | $402-474-4800$ | $402-474-4858$ |
| Murata | $415-964-6321$ | $415-964-8165$ |

Note: Please indicate that you are using the MAX3701 when ordering from these suppliers.

## Quick Start

## Electrical Evaluation

In the electrical configuration, an automatic power control (APC) test circuit is included to emulate a semiconductor laser with a monitor photodiode. Monitor diode current is provided by transistor Q1, which is controlled by an operational amplifier (U2). The APC test circuit, consisting of U2 and Q1, applies the simulated monitor diode current to the MD pin of the MAX3740. To ensure proper operation in the electrical configuration, set up the evaluation board as follows:

1) Place shunts on JU4 - JU8 and JU10 (see the Adjustment and Control Description section for details).
2) Remove shunts JU1 and JU2.
3) To enable the output connect TX_DISABLE to GND by placing a shunt on JU3.

Note: When performing the following resistance checks, autoranging DMMs may forward bias the onchip ESD protection and cause inaccurate measurements. To avoid this, manually set the DMM to a high range.
4) Adjust R15, the R $\mathrm{R}_{\text {BIASSET }}$ potentiometer, for $1.7 \mathrm{k} \Omega$ resistance between TP4 (BIASSET) and ground.
5) Adjust R1, the RPWRSET potentiometer, for $10 \mathrm{k} \Omega$ resistance between TP2 (REF) and pin 1 (MD) of JU2.
6) Adjust R14, the RPEAKSEt potentiometer, for $20 \mathrm{k} \Omega$ resistance between TP10 (PEAKSET) and ground, to disable peaking.
7) Adjust R16, the $\mathrm{R}_{\mathrm{Tc}}$ potentiometer, for $0 \Omega$ resistance between TP7 (TC1) and TP8 (TC2), to disable temperature compensation.
8) Adjust R2, the RMODSEt potentiometer, for $10 \mathrm{k} \Omega$ resistance between TP9 (MODSET) and ground.
9) Apply a differential input signal $\left(250 \mathrm{mV} \mathrm{V}_{\text {P-p }}\right.$ to 2200 mV P-p) between SMA connectors J5 and J7 ( $\mathrm{IN}+$ and $\mathrm{IN}-$-).
10) Attach a high-speed oscilloscope with a $50 \Omega$ input to SMA connector J6 (OUT).
11) Connect a +3.3 V supply between TP20 ( $\mathrm{V}_{\mathrm{cc}}$ ) and TP21 (GND). Adjust the power supply until the voltage between TP11 and ground is +3.3 V .
12) Adjust R1 (RPWRSET) until desired laser bias current is achieved.

$$
I_{\text {BAS }}=\frac{V_{\text {PNI IUS }}}{49.9 \Omega}
$$

13) The MD and BIAS currents can be monitored at TP1 (Vpwrmon) and TP3 (VBIASmon) using the equations below:

$$
\begin{aligned}
& \mathrm{I}_{\text {wo }}=\frac{\mathrm{V}_{\text {grumarer }}}{2 \times \mathrm{R}_{\text {mexestr }}} \\
& I_{\text {mass }}=\frac{9 \times V_{\text {Bussoor }}}{350 \Omega}
\end{aligned}
$$

Note: If the voltage at TP1 exceeds $\mathrm{V}_{\text {PMTH }}(0.8 \mathrm{~V}$ typ) or TP3 exceeds $\mathrm{V}_{\text {вмтн }}$ ( 0.8 V typ), the FAULT signal will be asserted and latched.
14) Adjust R2 until the desired laser modulation current is achieved.

$$
\text { IMOD }=\frac{\text { Signal Amplitude }(\mathrm{V})}{50 \Omega}
$$

15) Adjust R14 (RPEAKSET) until the desired amount of peaking is achieved.

## Optical Evaluation

 For optical evaluation of the MAX3740A, configure the evaluation kit as follows:1) Place shunts on JU2, JU6, JU7, JU8 and JU10 (See the Adjustment and Control Description section for details).
2) Remove components L2 and C9. Remove the shunts from JU1, JU4 and JU5.
3) Install a $0 \Omega$ resistor at $R 7$ to connect the anode of the VCSEL to the output.
4) To enable the output connect TX_DISABLE to GND by placing a shunt on JU3.
5) Connect a common cathode VCSEL as shown in Figure 1. Keep leads short to reduce reflection.

Note: When performing the following resistance checks, autoranging DMMs may forward bias the onchip ESD protection and cause inaccurate measurements. To avoid this, manually set the DMM to a high range.
6) Adjust R15, the R $\mathrm{R}_{\text {BIASSET }}$ potentiometer, for $1.7 \mathrm{k} \Omega$ resistance between TP4 (BIASSET) and ground.
7) Adjust R1, the RPWRSET potentiometer, for $10 \mathrm{k} \Omega$ resistance between TP2 (REF) and pin 1 (MD) of JU2.
8) Adjust R14, the R Peakset potentiometer, for $20 \mathrm{k} \Omega$ resistance between TP10 (PEAKSET) and ground, to disable peaking.
9) Adjust R16, the $\mathrm{R}_{\text {TC }}$ potentiometer, for $0 \Omega$ resistance between TP7 (TC1) and TP8 (TC2), to disable temperature compensation.
10) Adjust R2, the $R_{\text {MODSET }}$ potentiometer, for $10 k \Omega$ resistance between TP9 (MODSET) and ground.
11) Apply a differential input signal $\left(250 \mathrm{mV} \mathrm{V}_{\mathrm{P}-\mathrm{P}}\right.$ to 2200 mV P-p) between SMA connectors J5 and J7 ( $\mathrm{IN}+$ and $\mathrm{IN}-$ ).
12) Attach the VCSEL fiber connector to an optical/electrical converter.
13) Connect a +3.3 V supply between TP20 ( $\mathrm{V}_{\mathrm{cc}}$ ) and TP21 (GND). Adjust the power supply until the voltage between TP11 and ground is +3.3 V .
14) Adjust R1 (RPWRSET) until desired average optical power is achieved.
15) The MD and BIAS currents can be monitored at TP1 (VPWrmon) and TP3 (Viasmon) using the equations below:

$$
\mathrm{I}_{\mathrm{MD}}=\frac{\mathrm{V}_{\text {Pwemon }}}{2 \times \mathrm{R}_{\text {PNREET }}}
$$



Note: If the voltage at TP1 exceeds $\mathrm{V}_{\text {Рмтн }}$ (typical 0.8 V ) or TP3 exceeds $\mathrm{V}_{\text {вмтн }}$ (typical 0.8 V ), the FAULT signal will be asserted and latched.
16) Adjust R2 (RMODSET) until the desired optical amplitude is achieved. Optical amplitude can be observed on an oscilloscope connected to an optical/electrical converter. VCSEL overshoot and ringing can be improved by appropriate selection of R10 and C10, as described in the Design Procedure section of the MAX3740 data sheet.

| COMPONENT | NAME | FUNCTION |
| :---: | :---: | :--- |
| D2 | Fault Indicator | The LED is illuminated when a fault condition has occurred (refer to the Detailed <br> Description section of the MAX3740 data sheet). |
| JU1 | COMP | Enables/disables the APC circuit. Remove the shunt to enable the APC circuit. |
| JU2 | PHOTODIODE | Installing a shunt connects the photodiode of the VCSEL to the MD pin. Used <br> when a VCSEL is installed. |
| JU3 | TX_DISABLE | Enable/disable the output currents. Install a shunt to enable output currents. |
| JU4 | IPD | Determines the gain of the photodiode emulator. When JU4 is open, the gain is <br> 0.02A/A. When JU4 is shunted, the gain is 0.12A/A. |
| JU5 | APCOPEN | Installing a shunt connects the electrical output of the part to the emulation circuit. |
| JU6 | FAULT | Installing a shunt enables the external fault-indicator circuit. |
| JU7 | SQUELCH | Installing a shunt enables the squelch function. |
| JU8 | POWER | Installing a shunt provides power to the part. |
| JU10 | VCCEXT | Installing a shunt provides power to the emulation and fault-indicator circuits. |
| R1 | RPWRSET | Adjusts transmit optical power to be maintained by the APC loop. |
| R2 | RMODSET | Adjusts the laser modulation current. |
| R14 | RPEAKSET | Adjusts the peaking for the falling edge of the VCSEL. |
| R15 | RBIASSET | In a closed-loop configuration: adjusts the maximum bias current available to the <br> APC. In an open-loop configuration: adjusts the bias level of the output. |
| R16 | RTC | Adjusts the temperature compensation of the modulation current. |



## MAX3740A Evaluation Kit



Figure 2. MAX3740A EV Kit Component Placement Guide - Component Side


Figure 3. MAX3740A EV Kit PC Board Layout Solder Side

## MAX3740A Evaluation Kit



Figure 4. MAX3740A EV Kit PC Board Layout Ground Plane


Figure 5. MAX3740A EV Kit PC Board Layout Power Plane
$\qquad$

