## features

- High Efficiency: Up to 96\%
- 600mA Output Current
- 2.5 V to 5.5 V Input Voltage Range
- 2.25MHz Constant Frequency Operation
- No Schottky Diode Required
- Low Dropout Operation: 100\% Duty Cycle
- $\pm 2 \%$ Output Voltage Accuracy
- Low Quiescent Current: 200 1 A
- 0.6V Reference Allows Low Output Voltages
- Shutdown Mode Draws <1 1 A Supply Current
- Internal Soft-Start Limits Inrush Current
- Current Mode Operation for Excellent Line and Load Transient Response
- Overtemperature Protected
- Low Profile (1mm) ThinSOT™ Package


## APPLICATIONS

- Cellular Telephones
- Personal Navigation Devices
- Wireless and DSL Modems
- Digital Still Cameras
- Media Players
- Portable Instruments

DESCRIPTION

The LTC ${ }^{\circledR} 3406$ AB-2 is a high efficiency monolithic synchronous buck regulator using a constant frequency, current mode architecture. Supply current with no load is $200 \mu \mathrm{~A}$ and drops to $<1 \mu \mathrm{~A}$ in shutdown. The 2.5 V to 5.5 V input voltage range makes the LTC3406AB-2 ideally suited for single Li-Ion battery-powered applications. 100\% duty cycle provides low dropout operation, extending battery life in portable systems. PWM pulse skipping mode operation provides very low output ripple voltage for noise sensitive applications.
Switching frequency is internally set at 2.25 MHz , allowing the use of small surface mount inductors and capacitors. The internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode. Low output voltages are easily supported with the 0.6 V feedback reference voltage. The LTC3406AB-2 is available in a low profile (1mm) ThinSOT package. Refer to LTC3406A for applications that require Burst Mode ${ }^{\circledR}$ operation.

[^0]
## TYPICAL APPLICATION




3406 AB2 TA01b

## absolute maximum ratings

(Note 1)
Input Supply Voltage. $\qquad$
RUN, V ${ }^{\text {FB }}$ Voltages $\qquad$ 0.3V to 6V

SW Voltage (DC) .......................... -0.3 V to ( $\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}$ )
P-Channel Switch Source Current
(DC) (Note 7) .800 mA
N-Channel Switch Sink Current (DC) (Note 7) ..... 800 mA

## Peak SW Sink and Source Current (Note 7) 1.3A

Operating Temperature Range (Note 2).... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Maximum Junction Temperature (Notes 3, 6)....... $125^{\circ} \mathrm{C}$
Storage Temperature Range.................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) .................. $300^{\circ} \mathrm{C}$

## PIn CONFIGURATION


$T_{J M A X}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=250^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=90^{\circ} \mathrm{C} / \mathrm{W}$

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3406ABES5-2\#PBF | LTC3406ABES5-2\#TRPBF | LTDBB | $5-L e a d ~ P l a s t i c ~ T S O T-23 ~$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## LTC3406AB-2

ELECTRICAL CHARACTERISTICS The o denotes the speciications which apply vere the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $l_{\text {VFB }}$ | Feedback Current |  | $\bullet$ |  |  | $\pm 30$ | nA |
| $V_{\text {FB }}$ | Regulated Feedback Voltage | (Note 4) | $\bullet$ | 0.5880 | 0.6 | 0.6120 | V |
| $\Delta \mathrm{V}_{\mathrm{FB}}$ | Reference Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5V (Note 4) | $\bullet$ |  | 0.04 | 0.4 | \%/V |
| $\mathrm{l}_{\text {PK }}$ | Peak Inductor Current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=0.5 \mathrm{~V} \\ & \text { Duty Cycle }<35 \% \\ & \hline \end{aligned}$ |  | 0.75 | 1 | 1.25 | A |
| V LOADREG | Output Voltage Load Regulation |  |  |  | 0.5 |  | \% |
| VIN | Input Voltage Range |  | $\bullet$ | 2.5 |  | 5.5 | V |
| Is | Input DC Bias Current Active Shutdown | $\begin{array}{\|l} \hline \text { (Note 5) } \\ V_{\text {FB }}=0.63 \mathrm{~V} \\ V_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V} \\ \hline \end{array}$ |  |  | $\begin{gathered} 200 \\ 0.1 \end{gathered}$ | $\begin{gathered} 300 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency | $V_{\text {FB }}=0.6 \mathrm{~V}$ | $\bullet$ | 1.8 | 2.25 | 2.7 | MHz |
| RPFET | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of P-Channel FET | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  |  | 0.23 | 0.35 | $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of N-Channel FET | $\mathrm{I}_{\text {SW }}=-100 \mathrm{~mA}$ |  |  | 0.21 | 0.35 | $\Omega$ |
| LSSW | SW Leakage | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {SOFT-START }}$ | Soft-Start Time | $V_{\text {FB }}$ from 10\% to 90\% Full-Scale |  | 0.6 | 0.9 | 1.2 | ms |
| $\mathrm{V}_{\text {RUN }}$ | RUN Threshold |  | $\bullet$ | 0.3 | 1 | 1.5 | V |
| IRUN | RUN Leakage Current |  | $\bullet$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3406AB-2E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: $T_{\mathrm{J}}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $P_{D}$ according to the following formula:

LTC3406AB-2: $T_{J}=T_{A}+\left(P_{D}\right)\left(250^{\circ} \mathrm{C} / \mathrm{W}\right)$

Note 4: The LTC3406AB-2 is tested in a proprietary test mode that connects $\mathrm{V}_{\text {FB }}$ to the output of the error amplifier.
Note 5: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.
Note 6: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 7: Limited by long term current density considerations.

## LTC3406AB-2

## TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1a Except for the Resistive Divider Resistor Values)


3406AB2 G01

Efficiency vs Load Current


3406AB2 G02

Efficiency vs Input Voltage


3406AB2 G05
Oscillator Frequency vs Supply Voltage


Efficiency vs Input Voltage


3406AB2 G03

## Reference Voltage vs

 Temperature

3406AB2 G06

Output Voltage vs Load Current


## TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1a Except for the Resistive Divider Resistor Values)


Dynamic Supply Current


3406AB2 G12

Switch Leakage vs Temperature



Dynamic Supply Current vs Temperature


## Switch Leakage vs Input Voltage



## LTC3406AB-2

## TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1a Except for the Resistive Divider Resistor Values)


## LTC3406AB-2

## PIn functions

RUN (Pin 1): Run Control Input. Forcing this pin above 1.5 V enables the part. Forcing this pin below 0.3 V shuts down the device. In shutdown, all functions are disabled drawing <1 $\mu \mathrm{A}$ supply current. Do not leave RUN floating.

GND (Pin 2): Ground Pin.
SW (Pin 3): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.
$V_{\text {IN }}$ (Pin 4): Main Supply Pin. Must be closely decoupled to GND, Pin 2, with a $2.2 \mu \mathrm{~F}$ or greater ceramic capacitor.
$V_{\text {FB }}$ (Pin 5): Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.

## fUnCTIONAL DIAGRAM



## OPERATIOी (Refer to Functional Diagram)

## Main Control Loop

The LTC3406AB-2 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous ( N -channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, Icomp, resets the RS latch. The peak inductor current at which I COMP resets the RS latch, is controlled by the output of error amplifier EA. When the load current increases, it causes a slight decrease in the feedback voltage, $\mathrm{V}_{\mathrm{FB}}$, relative to the 0.6 V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal comparator I IRCMP, or the beginning of the next clock cycle.
The main control loop is shut down by grounding RUN, resetting the internal soft-start. Re-enabling the main control loop by pulling RUN high activates the internal soft-start, which slowly ramps the output voltage over approximately 0.9 ms until it reaches regulation.

## Pulse Skipping Mode Operation

At light loads, the inductor current may reach zero or reverse on each pulse. The bottom MOSFET is turned off by the current reversal comparator, $\mathrm{I}_{\text {RCMP }}$, and the switch voltage will ring. This is discontinuous mode operation, and is normal behavior for the switching regulator. At very light loads, the LTC3406AB-2 will automatically skip
pulses in pulse skipping mode operation to maintain output regulation. Refer to the LTC3406A data sheet if Burst Mode operation is preferred.

## Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches $100 \%$ duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.

An important detail to remember is that at low input supply voltages, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P -channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3406AB-2 is used at $100 \%$ duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

## Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of $40 \%$. Normally, this results in a reduction of maximum inductor peak current for duty cycles $>40 \%$. However, the LTC3406AB-2 uses a patented scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

## APPLICATIONS INFORMATION

The basic LTC3406AB-2 application circuit is shown on the front page. External component selection is driven by the load requirement and begins with the selection of $L$ followed by $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{0 U T}$.

## Inductor Selection

For most applications, the value of the inductor will fall in the range of $1 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher $V_{\text {IN }}$ or $V_{\text {OUT }}$ also increases the ripple current as shown in equation 1. A reasonable starting point for setting ripple current is $\Delta \mathrm{L}_{\mathrm{L}}=240 \mathrm{~mA}$ ( $40 \%$ of 600 mA ).

$$
\begin{equation*}
\Delta \mathrm{L}_{\mathrm{L}}=\frac{1}{(\mathrm{f})(\mathrm{L})} \mathrm{V}_{\mathrm{OUT}}\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{1}
\end{equation*}
$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 720 mA rated inductor should be enough for most applications $(600 \mathrm{~mA}+120 \mathrm{~mA})$. For better efficiency, choose a low DC-resistance inductor.

## Inductor Core Selection

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3406AB-2 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3406AB-2 applications.

Table 1. Representative Surface Mount Inductors

| PART <br> NUMBER | VALUE <br> $(\boldsymbol{\mu H})$ | DCR <br> $(\Omega$ MAX $)$ | MAX DC <br> CURRENT $(\mathbf{A})$ | SIZE <br> $\mathbf{W} \times \mathbf{L} \times \mathbf{H}\left(\mathbf{m m}^{\mathbf{3}}\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| Sumida | 1.5 | 0.043 | 1.55 | $3.8 \times 3.8 \times 1.8$ |
| CDRH3D16 | 2.2 | 0.075 | 1.20 |  |
|  | 3.3 | 0.110 | 1.10 |  |
|  | 4.7 | 0.162 | 0.90 |  |
| Sumida | 2.2 | 0.116 | 0.950 | $3.5 \times 4.3 \times 0.8$ |
| CMD4D06 | 3.3 | 0.174 | 0.770 |  |
|  | 4.7 | 0.216 | 0.750 |  |
| Panasonic | 3.3 | 0.17 | 1.00 | $4.5 \times 5.4 \times 1.2$ |
| ELT5KT | 4.7 | 0.20 | 0.95 |  |
| Murata | 1.0 | 0.060 | 1.00 | $2.5 \times 3.2 \times 2.0$ |
| LQH32CN | 2.2 | 0.097 | 0.79 |  |
|  | 4.7 | 0.150 | 0.65 |  |

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current mustbe used. The maximum RMS capacitor current is given by:

$$
\mathrm{C}_{\mathrm{IN}} \text { required } \mathrm{I}_{\mathrm{RMS}} \cong \mathrm{I}_{\text {OMAX }} \frac{\left[\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)\right]^{1 / 2}}{\mathrm{~V}_{\text {IN }}}
$$

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=I_{\text {OUT }} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.
The selection of $\mathrm{C}_{\text {OUT }}$ is driven by the required effective series resistance (ESR).

## APPLICATIONS InFORMATION

Typically, once the ESR requirementfor $\mathrm{C}_{\text {out }}$ has been met, the RMS current rating generally far exceeds the $\mathrm{I}_{\text {RIPPLE(P-P) }}$ requirement. The output ripple $\Delta \mathrm{V}_{\text {OUT }}$ is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \cong \Delta \mathrm{I}_{\mathrm{L}}\left(\mathrm{ESR}+\frac{1}{8 \mathrm{fC}} \mathrm{C}_{\text {OUT }}\right)
$$

where $f=$ operating frequency, $C_{\text {OUT }}=$ output capacitance and $\Delta I_{L}=$ ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since $\Delta L_{L}$ increases with input voltage.
Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

## Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3406AB-2's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\text {IN }}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through
the long wires can potentially cause a voltage spike at $\mathrm{V}_{\mathrm{IN}}$, large enough to damage the part.
When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

## Output Voltage Programming

In the adjustable version, the output voltage is set by a resistive divider according to the following formula:

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \tag{2}
\end{equation*}
$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 1.


Figure 1. Setting the LTC3406AB-2 Output Voltage

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

$$
\text { Efficiency }=100 \%-(L 1+L 2+L 3+\ldots)
$$

where L1, L2, etc. are the individual losses as a percentage of input power.

## APPLICATIONS INFORMATION

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3406AB-2 circuits: $V_{\text {IN }}$ quiescent current and $I^{2} \mathrm{R}$ losses. The $\mathrm{V}_{\text {IN }}$ quiescent current loss dominates the efficiency loss at very low load currents whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 2.


Figure 2. Power Loss vs Load Current

1. The $\mathrm{V}_{\text {IN }}$ quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from $V_{\text {IN }}$ to ground. The resulting $d Q / d t$ is the current out of $V_{\text {IN }}$ that is typically larger than the DC bias current. In continuous mode, $I_{\text {GATECHG }}$ $=f\left(Q_{\top}+Q_{B}\right)$ where $Q_{\top}$ and $Q_{B}$ are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to $\mathrm{V}_{\text {IN }}$ and thus their effects will be more pronounced at higher supply voltages.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $\mathrm{R}_{\mathrm{SW}}$, and external inductor $\mathrm{R}_{\mathrm{L}}$. In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ and the duty cycle (DC) as follows:

$$
R_{S W}=\left(R_{D S(O N) T O P)}\right)(D C)+\left(R_{D S(O N) B O T}\right)(1-D C)
$$

The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain $I^{2} R$ losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current.
Other losses including $\mathrm{C}_{I N}$ and $\mathrm{C}_{0 U T}$ ESR dissipative losses and inductor core losses generally account for less than 2\% total additional loss.

## Thermal Considerations

In most applications the LTC3406AB-2 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3406AB-2 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both power switches will be turned off and the SW node will become high impedance.
To avoid the LTC3406AB-2 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$
\mathrm{T}_{\mathrm{R}}=\left(\mathrm{P}_{\mathrm{D}}\right)\left(\theta_{\mathrm{JA}}\right)
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.

## APPLICATIONS INFORMATION

The junction temperature, $T_{J}$, is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{A}$ is the ambient temperature.
As an example, consider the LTC3406AB-2 in dropout at an input voltage of 2.7 V , a load current of 600 mA and an ambient temperature of $70^{\circ} \mathrm{C}$. From the typical performance graph of switch resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P -channel switch at $70^{\circ} \mathrm{C}$ is approximately $0.27 \Omega$. Therefore, power dissipated by the part is:

$$
P_{D}=I_{L O A D}{ }^{2} \cdot R_{D S(O N)}=97.2 \mathrm{~mW}
$$

For the SOT-23 package, the $\theta_{\mathrm{JA}}$ is $250^{\circ} \mathrm{C} / \mathrm{W}$. Thus, the junction temperature of the regulator is:

$$
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+(0.0972)(250)=94.3^{\circ} \mathrm{C}
$$

which is below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ).

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, $\mathrm{V}_{\text {OUT }}$ immediately shifts by an amount equal to ( $\Delta \mathrm{l}_{\mathrm{LOAD}} \bullet E S R$ ), where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT. }} \mathrm{\Delta l}_{\text {LOAD }}$ also begins to charge or discharge $\mathrm{C}_{0 \mathrm{UT}}$, which generates a feedback error signal. The regulator loop then acts to return $\mathrm{V}_{\text {OUT }}$ to its steady-state value. During this recovery time $\mathrm{V}_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.

A second, more severe transient is caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with $\mathrm{C}_{\text {OUt }}$, causing a rapid drop in $\mathrm{V}_{\text {Out }}$. No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately ( $25 \cdot \mathrm{C}_{\text {LOAD }}$ ). Thus, a $10 \mu \mathrm{~F}$ capacitor charging to 3.3 V would require a $250 \mu$ s rise time, limiting the charging current to about 130 mA .

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3406AB-2. These items are also illustrated graphically in Figures 3 and 4. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace, the $\mathrm{V}_{\text {OUT }}$ trace, and the $\mathrm{V}_{\text {IN }}$ trace should be kept short, direct and wide.
2. Does the $\mathrm{V}_{\mathrm{FB}}$ pin connect directly to the feedback resistors? The resistive divider R1/R2 must be connected between the ( + ) plate of $\mathrm{C}_{0 \mathrm{ut}}$ and ground.
3. Does $\mathrm{C}_{\mathbb{I N}}$ connect to $\mathrm{V}_{\mathbb{I N}}$ as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
4. Keep the switching node, SW, away from the sensitive $V_{F B}$ node.
5. Keep the (-) plates of $\mathrm{C}_{\mathrm{IN}}, \mathrm{C}_{\text {OUT }}$ and the IC ground as close as possible.

## APPLICATIONS INFORMATION



Figure 3. LTC3406AB-2 Layout Diagram


Figure 4. LTC3406AB-2 Suggested Layout

## Design Example

As a design example, assume the LTC3406AB-2 is used in a single lithium-ion battery-powered cellular phone application. The $V_{\text {IN }}$ will be operating from a maximum of 4.2 V down to about 2.7V. The load current requirement is a maximum of 0.6 A but most of the time it will be in standby mode, requiring only 2 mA . Efficiency at both low and high load currents is important. Output voltage is 2.5 V . With this information we can calculate L using Equation (1),

$$
\begin{equation*}
L=\frac{1}{(f)\left(\Delta I_{L}\right)} V_{O U T}\left(1-\frac{V_{\text {OUT }}}{V_{I N}}\right) \tag{3}
\end{equation*}
$$

Substituting $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=4.2 \mathrm{~V}, \Delta \mathrm{~L}_{\mathrm{L}}=240 \mathrm{~mA}$ and $\mathrm{f}=2.25 \mathrm{MHz}$ in Equation (3) gives:

$$
\mathrm{L}=\frac{2.5 \mathrm{~V}}{2.25 \mathrm{MHz}(240 \mathrm{~mA})}\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=1.87 \mu \mathrm{H}
$$

A $2.2 \mu \mathrm{H}$ inductor works well for this application. For best efficiency choose a 720 mA or greater inductor with less than $0.2 \Omega$ series resistance.
$\mathrm{C}_{\text {IN }}$ will require an RMS current rating of at least $0.3 \mathrm{~A} \cong$ $I_{\text {LOAD(MAX) }} / 2$ at temperature and $\mathrm{C}_{\text {OUT }}$ will require an ESR of less than $0.25 \Omega$. In most cases, a ceramic capacitor will satisfy this requirement.

## LTC3406AB-2

## APPLICATIONS INFORMATION

For the feedback resistors, choose $\mathrm{R} 1=309 \mathrm{k}$. R 2 can then be calculated from Equation (2) to be:

$$
\mathrm{R} 2=\left(\frac{\mathrm{V}_{\text {OUT }}}{0.6}-1\right) \mathrm{R} 1=978 \mathrm{k}
$$

Use a 976k 1\% resistor.


Figure 5a


Figure 5 shows the complete circuit along with its efficiency curve.


Figure 5b. Efficiency vs Load Current


## TYPICAL APPLICATIONS

Single Li-Ion $1.2 \mathrm{~V} / 600 \mathrm{~mA}$ Regulator for High Efficiency and Small Footprint



3406AB2 TA07


## LTC3406AB-2

package description

## S5 Package

5-Lead Plastic TSOT-23
(Reference LTC DWG \# 05-08-1635)

2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254 mm
6. JEDEC PACKAGE REFERENCE IS MO-193

## revision history

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $09 / 15$ | Revised package drawing. | 16 |

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3406A/LTC3406AB | 600 mA (Iout), 1.5MHz, Synchronous Step-Down DC/DC Converters | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=16 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3407/LTC3407-2 | Dual $600 \mathrm{~mA} / 800 \mathrm{~mA}$ (I IOUT ), $1.5 \mathrm{MHz} / 2.25 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $I_{S D}<1 \mu \mathrm{~A}, \mathrm{MS} 10 \mathrm{E}$, DFN Packages |
| LTC3410/LTC3410B | 300 mA (Iout), 2.25 MHz , Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=26 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{SC70}$ Package |
| LTC3411 | 1.25A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mathrm{~mA}$, $\mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}, \mathrm{MS} 10$, DFN Packages |
| LTC3412 | 2.5A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP-16E Package |
| LTC3440 | 600 mA (Iout), 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MS10, DFN Packages |
| LTC3530 | 600 mA (Iout), 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIIN) }}: 1.8 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MS10, DFN Packages |
| $\begin{aligned} & \text { LTC3531/LTC3531-3/ } \\ & \text { LTC3531-3.3 } \end{aligned}$ | 200mA (Iout), 1.5MHz, Synchronous Buck-Boost DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 1.8 V to 5.5 V , $\mathrm{V}_{\text {OUT(min): }}$ : 2 V to $5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=16 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT, DFN Packages |
| LTC3532 | $500 \mathrm{~mA}\left(\mathrm{l}_{\text {Out }}\right)$, 2MHz, Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.4 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}: 2.4 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=35 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{MS} 10$, DFN Packages |
| LTC3542 | 500 mA (Iout), 2.25 MHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=26 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN Package |
| LTC3544/LTC3544B | Quad $300 \mathrm{~mA}+2 \times 200 \mathrm{~mA}+100 \mathrm{~mA} 2.25 \mathrm{MHz}$, Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=70 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN Package |
| LTC3547/LTC3547B | Dual 300mA 2.25MHz, Synchronous Step-Down DC/DC Converters | $96 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Package |
| $\begin{aligned} & \text { LTC3548/LTC3548-1/ } \\ & \text { LTC3548-2 } \end{aligned}$ | Dual 400 mA and 800 mA (I $\mathrm{l}_{\text {Out }}$ ), 2.25 MHz , Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to 5.5 V , $\mathrm{V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MS10E, DFN Packages |
| LTC3560 | 800mA (lout), 2.25 MHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=16 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3561 | 1.25A (IOUT), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=240 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |


[^0]:    $\boldsymbol{\square}$, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. ThinSOT is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 6580258

